language-servers/roc
1
0
Fork 0
mirror of https://github.com/roc-lang/roc.git synced 2025-09-28 06:14:46 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 6

better extract musl lib

Browse source
This commit is contained in:
Brendan Hansknecht 2023-06-01 21:09:28 -07:00
parent 159f95aad1
commit 77624f627b
No known key found for this signature in database
GPG key ID: 0EA784685083E75B
5 changed files with 65 additions and 31 deletions
Download patch file Download diff file Expand all files Collapse all files

36
crates/compiler/builtins/bitcode/src/libc/cpuid.zig
View file

@ -2,7 +2,7 @@ const builtin = @import("builtin");
const arch = builtin.cpu.arch;
// I couldn't manage to define this in a PIE friendly way with inline assembly.
// Instead, I am definining it as a global assembly function.
// Instead, I am definining it as global assembly functions.
comptime {
switch (arch) {
.x86_64 => {
@ -20,17 +20,44 @@ comptime {
\\ mov $0, %ecx
\\ cpuid
\\
\\ # Check if the AVX2 feature flag is set.
\\ # The AVX2 feature flag is located in the EBX register at bit 5.
\\ bt $5, %ebx
\\ jc .AVX2Supported
\\ jc .avx2_supported
\\
\\ # AVX2 is not supported.
\\ pop %rbx
\\ mov $0, %eax
\\ ret
\\
\\ .AVX2Supported:
\\ .avx2_supported:
\\ pop %rbx
\\ mov $1, %eax
\\ ret
);
asm (
\\ # Check if prefetchw is supported.
\\ # Returns 1 if the prefetchw instruction is supported, 0 otherwise.
\\ .global supports_prefetchw;
\\ supports_prefetchw:
\\ # Save the EBX register.
\\ push %rbx
\\
\\ # Call the CPUID instruction with the EAX register set to 0x80000001 and ECX set to 0.
\\ # This will get the CPUID information for the current CPU.
\\ mov $0x80000001, %eax
\\ mov $0, %ecx
\\ cpuid
\\
\\ # The prefetchw feature flag is located in the ECX register at bit 8.
\\ bt $8, %ecx
\\ jc .prefetchw_supported
\\
\\ # AVX2 is not supported.
\\ pop %rbx
\\ mov $0, %eax
\\ ret
\\
\\ .prefetchw_supported:
\\ pop %rbx
\\ mov $1, %eax
\\ ret
@ -41,3 +68,4 @@ comptime {
}
pub extern fn supports_avx2() bool;
pub extern fn supports_prefetchw() bool;

1
crates/compiler/builtins/bitcode/src/libc/musl.zig Normal file
View file

@ -0,0 +1 @@
pub const memcpy = @import("musl/memcpy.zig").musl_memcpy;

23
crates/compiler/builtins/bitcode/src/libc/musl/memcpy-x86_64.S Normal file
View file

@ -0,0 +1,23 @@
.global musl_memcpy
# Windows does not support the type directive.
# .type memcpy,@function
musl_memcpy:
mov %rdi,%rax
cmp $8,%rdx
jc 1f
test $7,%edi
jz 1f
2: movsb
dec %rdx
test $7,%edi
jnz 2b
1: mov %rdx,%rcx
shr $3,%rcx
rep
movsq
and $7,%edx
jz 1f
2: movsb
dec %edx
jnz 2b
1: ret

24
crates/compiler/builtins/bitcode/src/libc/musl/memcpy.zig
View file

@ -4,29 +4,7 @@ const arch = builtin.cpu.arch;
comptime {
switch (arch) {
.x86_64 => {
asm (
\\ .global musl_memcpy;
\\ musl_memcpy:
\\ mov %rdi,%rax
\\ cmp $8,%rdx
\\ jc 1f
\\ test $7,%edi
\\ jz 1f
\\ 2: movsb
\\ dec %rdx
\\ test $7,%edi
\\ jnz 2b
\\ 1: mov %rdx,%rcx
\\ shr $3,%rcx
\\ rep
\\ movsq
\\ and $7,%edx
\\ jz 1f
\\ 2: movsb
\\ dec %edx
\\ jnz 2b
\\ 1: ret
);
asm (@embedFile("memcpy-x86_64.S"));
},
else => unreachable,
}