language-servers/roc
1
0
Fork 0
mirror of https://github.com/roc-lang/roc.git synced 2025-10-01 07:41:12 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 6

maybe do bigger negative loads/stores?

Browse source
This commit is contained in:
Folkert 2023-09-17 16:44:05 +02:00
parent dd732736e0
commit a4df2cebfb
No known key found for this signature in database
GPG key ID: 1F17F6FFD112B97C
1 changed files with 16 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

18
crates/compiler/gen_dev/src/generic64/aarch64.rs
View file

@ -1400,8 +1400,15 @@ impl Assembler<AArch64GeneralReg, AArch64FloatReg> for AArch64Assembler {
src: AArch64GeneralReg, src: AArch64GeneralReg,
offset: i32, offset: i32,
) { ) {
if offset < 0 { if (-256..256).contains(&offset) {
ldur_reg_reg_imm9(buf, register_width, dst, src, offset as i16); ldur_reg_reg_imm9(buf, register_width, dst, src, offset as i16);
} else if offset < 0 {
add_reg64_reg64_imm12(buf, src, src, offset as u16);
debug_assert!(offset % 8 == 0);
ldr_reg_reg_imm12(buf, register_width, dst, src, (offset as u16) >> 3);
sub_reg64_reg64_imm12(buf, src, src, offset as u16)
} else if offset < (0xFFF << 8) { } else if offset < (0xFFF << 8) {
debug_assert!(offset % 8 == 0); debug_assert!(offset % 8 == 0);
ldr_reg_reg_imm12(buf, register_width, dst, src, (offset as u16) >> 3); ldr_reg_reg_imm12(buf, register_width, dst, src, (offset as u16) >> 3);
@ -1455,8 +1462,15 @@ impl Assembler<AArch64GeneralReg, AArch64FloatReg> for AArch64Assembler {
offset: i32, offset: i32,
src: AArch64GeneralReg, src: AArch64GeneralReg,
) { ) {
if offset < 0 { if (-256..256).contains(&offset) {
stur_reg_reg_imm9(buf, register_width, src, dst, offset as i16); stur_reg_reg_imm9(buf, register_width, src, dst, offset as i16);
} else if offset < 0 {
add_reg64_reg64_imm12(buf, src, src, offset as u16);
debug_assert!(offset % 8 == 0);
str_reg_reg_imm12(buf, register_width, src, dst, (offset as u16) >> 3);
sub_reg64_reg64_imm12(buf, src, src, offset as u16)
} else if offset < (0xFFF << 8) { } else if offset < (0xFFF << 8) {
debug_assert!(offset % 8 == 0); debug_assert!(offset % 8 == 0);
str_reg_reg_imm12(buf, register_width, src, dst, (offset as u16) >> 3); str_reg_reg_imm12(buf, register_width, src, dst, (offset as u16) >> 3);