Update publications
Some checks failed
CodSpeed / Run benchmarks (push) Waiting to run
Deploy / std (push) Waiting to run
Deploy / deploy (push) Blocked by required conditions
Deploy / deploy-nightly (push) Blocked by required conditions
Regression / std (push) Failing after 2s
Regression / build (macOS-latest, stable, x86_64-apple-darwin) (push) Has been cancelled
Regression / build (ubuntu-24.04-arm, stable, aarch64-unknown-linux-gnu) (push) Has been cancelled
Regression / build (ubuntu-latest, stable, x86_64-unknown-linux-gnu) (push) Has been cancelled
Regression / build (windows-latest, stable, x86_64-pc-windows-msvc) (push) Has been cancelled
Regression / gen_sv (push) Has been cancelled
Regression / rustfmt (push) Has been cancelled
Regression / clippy (push) Has been cancelled

This commit is contained in:
dalance 2025-07-01 10:01:39 +09:00
parent 5130253ab1
commit 52b4633714
No known key found for this signature in database
GPG key ID: A2C0705DA1D395E2

View file

@ -172,6 +172,10 @@ See [Getting Started](https://doc.veryl-lang.org/book/03_getting_started.html).
Veryl: A New Hardware Description Language Developed as Open Source Software.
June 2025. In: 2025 Symposium on VLSI Technology and Circuits, Workshop 7 "What is Possible with Open Chip Design? The Journey so Far.".
[[Slides]](https://veryl-lang.org/docs/veryl_vlsi2025.pdf)
* Naoya Hatta, Taichi Ishitani, Nathan Bleier.
Veryl: A Modern Hardware Description Language For Open Source Hardware Design.
June 2025. In: Open-Source Computer Architecture Research (OSCAR) co-located with ISCA 2025.
[[Slides]](https://veryl-lang.org/docs/veryl_oscar2025.pdf)
## Related Projects