language-servers/roc
1
0
Fork 0
mirror of https://github.com/roc-lang/roc.git synced 2025-09-28 06:14:46 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 6

Rename Arm to Aarch32, fix some of its code gen

Browse source 
As far as I can tell, Aarch32 only supports 32-bit
registers, so its pointers should be 4 bytes and
its F64 alignment should be 4 bytes as well
(because it's emulated in software).
This commit is contained in:
Richard Feldman 2022-05-24 10:54:45 -04:00
parent 777625be21
commit fb5f30e5ed
No known key found for this signature in database
GPG key ID: 7E4127D1E4241798
3 changed files with 8 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

9
compiler/builtins/src/bitcode.rs
View file

@ -60,11 +60,8 @@ impl FloatWidth {
match self {
F32 => 4,
F64 | F128 => match target_info.architecture {
Architecture::X86_64
| Architecture::Aarch64
| Architecture::Arm
| Architecture::Wasm32 => 8,
Architecture::X86_32 => 4,
Architecture::X86_64 | Architecture::Aarch64 | Architecture::Wasm32 => 8,
Architecture::X86_32 | Architecture::Aarch32 => 4,
},
}
}
@ -129,7 +126,7 @@ impl IntWidth {
U64 | I64 => match target_info.architecture {
Architecture::X86_64
| Architecture::Aarch64
| Architecture::Arm
| Architecture::Aarch32
| Architecture::Wasm32 => 8,
Architecture::X86_32 => 4,
},